NPL REPORT MAT 40

Impedance testing for sensitivity to delamination in printed circuit boards

C HUNT, M WICKHAM, O THOMAS, LING ZOU

MARCH 2010
Impedance testing for sensitivity to delamination in printed circuit boards

Chris Hunt, Martin Wickham, Owen Thomas, Ling Zou
Materials Division

ABSTRACT

Using embedded structures in printed circuit boards, changes in moisture content have been monitored using route-impulse-energy measurement, capacitance measurement and weight gain. All three methods showed good correlation for different prepregs with similar structures.

Two designs of capacitor plate, a solid plate and a multi slotted plate, showed significantly larger percentage increases in capacitance values (10%) than the corresponding mass increases (0.35%) from moisture ingress effects. A good correlation was also obtained between the RIE measurement results and the board mass changes. The RIE values showed significantly larger percentage increases (20%) than the corresponding mass increases (0.35%) over a similar timeframe.

Although some results indicated a slightly greater moisture take-up for the 2116 prepreg samples compared to the 7628 prepreg samples, the majority of measurements did not show significant performance differences between the two prepreg types.

Both the RIE measurement and capacitance methods show promise in evaluating the moisture content of printed circuit boards. Capacitance measurements using capacitors of a solid plate design, have the disadvantage of inhibiting the take up of moisture if the plates are near the surface of the PCB. RIE coupons have an aspect ratio which enables them to be relatively easily incorporated into the break-off panel that commonly occurs around the outside of many PCB designs during manufacture. Provided that similar coupons had been characterised in the dry condition previously, and that the PCB has the same build characteristics, both types of coupon could be interrogated immediately prior to assembly, to determine the current level of moisture content.
CONTENTS

1 INTRODUCTION ........................................................................................................1

2 CAPACITANCE CHANGES DUE TO MOISTURE INGRESSION .....................1

2.1 CAPACITANCE MEASUREMENT METHODOLOGY ..............................1

2.2 DESIGN OF CAPACITANCE TEST STRUCTURE ..............................1

2.3 FABRICATION OF CAPACITANCE TEST STRUCTURE .....................3

2.4 CAPACITANCE MEASUREMENT .........................................................3

2.5 CONDITIONING .......................................................................................3

2.6 RESULTS FOR BOARD MASS OF SOLID PLATE CAPACITOR PCBS ..........4

2.7 RESULTS FOR CAPACITANCE MEASUREMENTS OF SOLID PLATE CAPACITOR PCBS .......................................................4

2.8 RESULTS FOR BOARD MASS CHANGES FOR SLOTTED CAPACITORS .................................................................5

2.9 RESULTS FOR CAPACITANCE MEASUREMENTS OF SLOTTED CAPACITOR PCBS .................................................................5

2.10 CAPACITANCE DISCUSSION .............................................................6

3 ROUTE IMPULSE ENERGY (RIE) ...............................................................7

3.1 METHODOLOGY ......................................................................................7

3.2 TEST COUPON DESIGN .........................................................................7

3.3 CONDITIONING ......................................................................................8

3.4 RESULTS FOR BOARD MASS OF RIE TEST COUPON WEIGHT GAIN .............................................................................8

3.5 RESULTS FOR RIE MEASUREMENT ..................................................8

3.6 RESULTS: POST CONDITIONING REFLOW .....................................9

3.7 DISCUSSION OF RIE MEASUREMENT RESULTS .........................11

4 DISCUSSION .................................................................................................11

5 CONCLUSION ...............................................................................................12

6 REFERENCES ...............................................................................................13

7 ACKNOWLEDGEMENTS ............................................................................13
1 INTRODUCTION

Recently introduced European RoHS legislation (Reference 1) has removed lead-based solder alloys from a wide range of electronics manufacturing. While beneficial to the environment, it has had a negative impact for printed circuit board manufacturers, assemblers and end-users, who have reported a significant increase in multilayer printed circuit board (PCB) defects associated with the higher soldering temperatures of the replacement alloys (References 2 and 3). Most notably these problems include delamination within the PCB structure, which may lead to premature electrical failure. The cause of delamination is thought to be the more rapid vaporisation of residual moisture at the higher processing temperatures. IPC are already addressing this issue by preparing handling and storage guidelines (References 4 and 5).

Currently there is no simple inspection method to detect delamination. The only available detection method (micro-sectioning) is expensive, time-consuming and destructive. The aim of this project was to develop a new instrumental approach that will allow PCB manufacturers and assemblers to quickly differentiate between good and poor quality product. Moreover, it will enable better selection of PCB materials and the optimisation of processing conditions by PCB assemblers (e.g. pre-baking temperature/time) to minimise electrical failure increasing manufacturing yield, while saving costs, time and energy.

Three novel solutions to the measurement challenge are considered. The first of these uses electrical impedance measurements as a rapid non-destructive test for moisture content. The benefits of measuring moisture content within PCBs using high frequency reflected wave techniques such as time domain reflectometry (TDR) and route impulse energy (RIE) are explored using test features designed into PCBs with impedance characteristics uniquely sensitive to defects. These test patterns could be incorporated onto the supporting window frame located around PCBs, which is typically removed after soldering. Capacitance measurements are also assessed utilising conductive planes incorporated in the multilayer structure in the PCB. Increases in moisture levels of the epoxy-glass between the plates will change the dielectric constant of the material and thus there is the potential for a measurable capacitance change.

2 CAPACITANCE CHANGES DUE TO MOISTURE INGRESSION

2.1 CAPACITANCE MEASUREMENT METHODOLOGY

Capacitance measurements of two different capacitor designs incorporated in PCBs, were undertaken periodically after conditioning PCBs in a damp environment to increase the moisture content. The mass of the test structures was also monitored to give an indication of moisture take-up.

2.2 DESIGN OF CAPACITANCE TEST STRUCTURE

A four layer PCB was designed incorporating capacitor designs using solid plates and multi-slotted plates. The multi-slotted plate, on one layer is actually an interdigitated SIR comb pattern, where the two halves on that layer have been connected together.
The solid plate capacitors of three differing areas are shown in Figure 1 and detailed in Table 1. The slotted plate capacitors are shown in Figure 2. These utilised SIR comb patterns of 200 micron tracks on a 400 micron pitch. The patterns on layers 2 and 3 were interconnected to form upper and lower plates of a capacitor.

**Table 1: Details of solid plate capacitors**

<table>
<thead>
<tr>
<th>Pattern</th>
<th>Area (mm$^2$)</th>
<th>Layers incorporating plates</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1000</td>
<td>1, 2, 3 &amp; 4</td>
</tr>
<tr>
<td>B</td>
<td>1000</td>
<td>2 &amp; 3</td>
</tr>
<tr>
<td>C</td>
<td>2000</td>
<td>1, 2, 3 &amp; 4</td>
</tr>
<tr>
<td>D</td>
<td>2000</td>
<td>2 &amp; 3</td>
</tr>
<tr>
<td>E</td>
<td>4000</td>
<td>1, 2, 3 &amp; 4</td>
</tr>
<tr>
<td>F</td>
<td>4000</td>
<td>2 &amp; 3</td>
</tr>
</tbody>
</table>

**Figure 1: Parallel plate capacitors (A-F)**

**Figure 2: Interdigitated capacitors, with electrical connections indicated**
2.3 FABRICATION OF CAPACITANCE TEST STRUCTURE

Four layer, 1.6 mm thick PCBs were fabricated using two different lay-ups. Samples designated 2116 were fabricated using copper foils on two layers of 2116 prepreg (pre-impregnated composite fibres) either side of a 1mm copper clad core. Samples designated 7628 were fabricated using a single 7628 prepreg layer either side of a 1mm core. The major differences in the two prepregs is given in Table 2. The 2116 prepreg has a slightly higher resin content, and a greater number of smaller diameter fibres.

<table>
<thead>
<tr>
<th>Prepreg Type</th>
<th>2116</th>
<th>7628</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resin Content</td>
<td>53%+-3%</td>
<td>51%+-3%</td>
</tr>
<tr>
<td>Fibre Thickness (mm)</td>
<td>0.094</td>
<td>0.173</td>
</tr>
<tr>
<td>Fabric Count (warp × fill, per cm)</td>
<td>23.6x22.8</td>
<td>17.3x12.2</td>
</tr>
</tbody>
</table>

2.4 CAPACITANCE MEASUREMENT

The capacitance of the solid plate capacitors were measured at 10 kHz and 100 kHz. The slotted capacitors were measured at 100 kHz.

2.5 CONDITIONING

Test boards were initially baked at 125 °C for 7 days to remove any residual moisture. Subsequent conditioning was undertaken at 85°C/85%RH.

![Figure 3: Increase in board mass for solid plate capacitor test structures during damp heat conditioning](image-url)
2.6 RESULTS FOR BOARD MASS OF SOLID PLATE CAPACITOR PCBS

The percentage increase in solid plate test board mass during damp heat conditioning is shown in Figure 3, with three samples for each material type. All samples showed an increase in board mass when subjected to the damp environment. The samples using 7628 prepreg showed a slightly greater increase in board mass compared to those fabricated with 2116 prepreg. Peak levels of moisture ingress were achieved at around 21 days of exposure to 85°C/85%RH.

2.7 RESULTS FOR CAPACITANCE MEASUREMENTS OF SOLID PLATE CAPACITOR PCBS

The percentage increase in parallel plate test board capacitance during damp heat conditioning is shown in Figure 4 for the 2116 samples and in Figure 5 for the 7628 samples. The numbering system for each capacitor indicates on which layers the capacitance is being measured, for example A12, indicates pattern A, and measure between layers 1 and 2. All samples showed an increase in capacitance of up to 12% when subjected to the damp environment. The samples using 2116 prepreg generally showed a greater increase in capacitance compared to those fabricated with 7628 prepreg. Also the smaller sized plates (A&B) showed greater capacitance increases compared to the larger C and D plates which in turn, showed greater increases than the largest plates (E & F). Maximum take-up of moisture occurred at around 49 days when subjected to an 85°C/85%RH environment.

![Figure 4: Changes in solid plate capacitance for 2116 samples during damp heat conditioning](image-url)
2.8 RESULTS FOR BOARD MASS CHANGES FOR SLOTTED CAPACITORS

The percentage increases in inter-digitated capacitor test board mass during damp heat conditioning is shown in Figure 6. All samples showed an increase in board mass when subjected to the damp environment with no discernable differences between 7628 and 2116 prepreg samples.

2.9 RESULTS FOR CAPACITANCE MEASUREMENTS OF SLOTTED CAPACITOR PCBS

The percentage increase in parallel plate test board capacitance during damp heat conditioning of both 2116 and 7628 samples is shown in Figure 7. All samples showed
an increase in capacitance of up to 9% when subjected to the damp environment for 22 days. No differences between the two pre-preg types were apparent.

![Graph showing changes in capacitance](image)

**Figure 7: Changes in solid plate capacitance for 2116 and 7628 samples during damp heat conditioning**

2.10 CAPACITANCE DISCUSSION

Both types of capacitor (solid and slotted plate) showed significantly larger percentage increases in capacitance values than the corresponding mass increases due to moisture ingress. Increases in board mass were up to 0.35% over a three week exposure period whereas capacitance increases approached 10% over a similar timeframe.

Comparing the different sizes of the solid plate capacitors, it is clear that the larger area capacitors show significantly less capacitance change over the duration of the damp heat conditioning. This is because the copper plates of the capacitors prevent moisture ingress from the surface of the test boards. Moisture is only able to penetrate from the edges of the plates and thus the distances required for the moisture to travel are significantly greater and longer periods of time are required to gain similar levels of moisture between the plates. This is further borne out by the data from the slotted plates where moisture is able to permeate between the copper tracks and thus has significantly less distance to travel to saturate the region between the plates. With these samples, capacitance increases of 8% are achieved with eight days of damp heat conditioning, whereas the solid plate samples require 35 days to reach similar levels and then only on the smaller plate sizes.

The results from the solid plate capacitor samples indicate a slightly greater moisture take-up and capacitance change for the 2116 prepreg samples compared to the 7628 prepreg samples. This may be due to the slightly higher resin content of this prepreg. However, the slotted capacitance samples did not show significant differences.
3 ROUTE IMPULSE ENERGY (RIE)

3.1 METHODOLOGY

Route impulse energy (RIE) measurements use time domain reflectometry (TDR) to measure the difference in losses between two identically constructed PCB transmission lines of different lengths. These lines are a short reference line and a longer test line, both with far ends that are open circuited. Further details of the RIE techniques can be found in references 6 and 7. A schematic of the test coupon is shown in Figure 8. The lines are meandered to reduce potential differences associated with the weft and warp of the reinforcing fibres in the PCB. Identical step pulses are injected into each line and reflected step pulses captured. The ratio between the energies contained in reflected step pulses is proportional to extra loss introduced by additional length of test line. If the moisture content of the PCB increases, this causes an increase in the PCB materials dielectric constant which will lead to increases in signal losses. The test equipment and probes used are shown in Figure 9. The technique uses additional software running on readily available PCB impedance measurement equipment.

![Figure 8: Schematics of the RIE test coupon](image)

![Figure 9: RIE test equipment (software modified controlled impedance test system) and test probes](image)

3.2 TEST COUPON DESIGN

A 1.6 mm thick, six layer multilayer test coupon design was produced (345 mm × 25 mm), utilising ground planes on layers 3 and 4, with the one set of reference and test lines on layer 2 and another set on layer 5. The outer layers (1 and 6) contained no copper. Coupons were fabricated using 2116 and 7628 prepregs.
3.3 CONDITIONING

Test boards were initially baked at 125°C for 7 days to remove any residual moisture. Subsequent conditioning was undertaken at 85°C/85%RH. After 23 days damp heat ageing samples were subjected to single LF reflow profile (peak reflow temperature~260°C)

3.4 RESULTS FOR BOARD MASS OF RIE TEST COUPON WEIGHT GAIN

The percentage increases in RIE test coupon mass during damp heat conditioning is shown in Figure 10. All samples showed an increase in board mass of around 0.35% when subjected to the damp environment with no discernable differences between 7628 and 2116 prepreg samples.

![Figure 10: Increase in board mass for RIE test structures during damp heat conditioning](image)

3.5 RESULTS FOR RIE MEASUREMENT

The percentage increase in RIE values for the test coupons during damp heat conditioning of the 2116 samples are shown in Figure 11 and 7628 samples in Figure 12. All samples showed an increase in RIE values of typically up to 20% when subjected to the damp environment for 22 days. No differences between the two prepreg types were apparent.
3.6 RESULTS: POST CONDITIONING REFLOW

The change in RIE values due to reflow soldering is shown for 2116 in Figure 13 and in Figure 14 for 7628 samples for 12 samples of each type. After reflow, the RIE values are significantly lower. A summary of the average RIE values before and after reflow is given in $s$ compared to the 7628 samples.
Table 3. The difference in the values corresponds to moisture loss from the PCBs during reflow. Visual inspection of the samples showed significantly greater amounts of delamination in the 2116 samples compared to the 7628 samples.

Table 3: Comparison of average RIE values before and after reflow soldering

<table>
<thead>
<tr>
<th></th>
<th>Average RIE before DH conditioning</th>
<th>Average RIE before reflow</th>
<th>Average RIE after reflow</th>
</tr>
</thead>
<tbody>
<tr>
<td>2116</td>
<td>1.81</td>
<td>2.20</td>
<td>2.05</td>
</tr>
<tr>
<td>7628</td>
<td>1.78</td>
<td>2.14</td>
<td>1.91</td>
</tr>
</tbody>
</table>

Figure 13: Comparison of RIE values before and after soldering for 2116 samples

Figure 14: Comparison of RIE values before and after soldering for 7628 samples
3.7 DISCUSSION OF RIE MEASUREMENT RESULTS

The RIE measurement results and the board mass changes (Figure 15 and Figure 10) show good correlation between the increases in RIE values and the mass increase due to moisture ingestion. The RIE values showed significantly larger percentage increases than the corresponding mass increases due to moisture ingestion. Increases in board mass were up to 0.35% over a three week exposure period whereas RIE value increases approached 20% over a similar timeframe.

It should also be noted that the moisture take-up occurs within 10 days as there are no external ground planes to inhibit moisture ingestion form the surface of the coupons. Such a coupon could be incorporated into the break-off panel that commonly occurs around the outside of PCBs during manufacture. Provided that similar coupons had been characterised in the dry condition previously, and that the PCB has the same build characteristics, such a coupon could be interrogated immediately prior to assembly, to determine the current level of moisture content.

![Graph showing % Variation of RIE with exposure to damp heat comparison (after 7 days @ 125C)](image)

Figure 15: Comparison of average RIE values during damp heat conditioning

4 DISCUSSION

Using embedded structures in printed circuit boards, changes in moisture content have been monitored using route-impulse-energy measurement, capacitance measurement and weight gain. All three methods showed good correlation for similar structures using different prepregs during fabrication.

Two designs of capacitor, solid and slotted plates, showed significantly larger percentage increases in capacitance values than the corresponding mass increases due to moisture ingestion. Increases in board mass were up to 0.35% over a three week exposure period whereas capacitance increases approached 10% over a similar timeframe. The solid plate capacitors indicated a slower moisture take up because the design utilised uninterrupted ground planes of copper which prevented moisture ingestion from the top and bottom surfaces of the PCBs, only allowing moisture ingestion in the plane of the PCB. Larger designs of solid plate capacitors showed
significantly less capacitance change over the duration of the damp heat conditioning for similar reasons. It should be noted that whilst uninterrupted ground planes near the surfaces of PCBs would inhibit the ingestion of moisture, it is also likely that they would lengthen drying times. This is further borne out by the data from the slotted patterns, where moisture was able to permeate between the copper tracks and thus had significantly less distance to travel to saturate the board. With these samples, capacitance increases of 8% are achieved with eight days of damp heat conditioning, whereas the solid plate samples require 35 days to reach similar levels and then only on the smaller plate sizes.

Good correlation was also obtained between the RIE measurement results and the board mass changes. The RIE values showed significantly larger percentage increases (20%) than the corresponding mass increases (0.35%) over a similar timeframe. Again with the RIE samples with no external ground planes, moisture take-up was shown to occur relatively rapidly.

Although some results indicated a slightly greater moisture take-up for the 2116 prepreg samples compared to the 7628 prepreg samples, the majority of measurements did not show significant performance differences between the two prepreg types.

Both the RIE measurement and capacitance methods show promise in evaluating the moisture content of printed circuit boards. Capacitance measurements using capacitors of a parallel plate design, have the disadvantage of inhibiting the take up of moisture if the plates are near the surface of the PCB. However, if this is the normal position of the ground planes in the PCBs design under investigation, this may be considered a benefit. If the PCB design already incorporates such ground planes, it may be possible to utilise these existing structures for capacitance measurement.

RIE coupons have an aspect ratio which enables them to relatively easily incorporated into the break-off panel that commonly occurs around the outside of many PCB designs during manufacture. Provided that similar coupons had been characterised in the dry condition previously, and that the PCB has the same build characteristics, such a coupon could be interrogated immediately prior to assembly, to determine the current level of moisture content.

5 CONCLUSION

- Both RIE and capacitance measurements are sensitive to changes in moisture continent in the PCB, giving good single that can discriminate the moisture level in the board. The effect of one reflow is easily seen on drying a saturated board.
- RIE patterns have a geometry that facilitates easy inclusion into the break-off panel.
- Design of capacitance pattern is critical, and large solid plates act as excellent moisture barriers. A slotted design allows significantly faster moisture uptake and drying.
- Two prepreg styles were tested, 2116 and 7628, these did not show any significant difference in moisture uptake and drying.
REFERENCES


2. O’Toole K., Esser B., Binfield S., and Hillman C.; Pb-free reflow, PCB degradation, and the influence of moisture absorption; http://www.ems007.com/


ACKNOWLEDGEMENTS

The work was carried out as part of a project in the Materials Metrology Programme of the UK Department of Business, Innovation and Strategy. The authors also wish to acknowledge the assistance to the project provided by the following companies:

- Aero Engine Controls
- Artetch Circuits Limited
- BAe Systems
- European Space Research and Technology Centre
- GE Fanuc Intelligent Platforms
- MBDA (UK) Ltd
- Polar Instruments
- Rolls Royce Marine
- Selex S&AS UK